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A MOS Cursive-Character Generator
EDMUND K. CHENG, MEMBER, IEEE, AND CARVER A. MEAD
Abstract–Cursive characters can be made to be more readable, more
attractive, and better suited to the operation of grapic CRT terminals
than the usual dot-matrix type; a system using cursive-type characters
achieves much higher writing rate while requiring much less bandwidth
than that using dot -matrix-t ype characters. This paper presents an
economical method of generating the x, y, and z analog signals for
formirng cursive characters with the deflection system of a CRT.
A circuit design embodying a complete 48-stroke character generator
on a single MOS integrated circuit is described. The IC accepts 7-bit
ASCII code and outputs x, y, and z analog signals to generate any one
of 32 standard ASCII characters in 5 M. Additional groups of 32
characters can be added by merely paralleling additional chips. The
entire 32 character digital and analog function has been implemented
on a single self-contained 16-pin silicon-gate MOS chip 125 X 165 mil
in size. Character encoding on the chip is accomplished in one mask at
the diffusion step, and a straightforward mask-generation procedure has
been developed.
INTRODUCTION
T
IHE increasing availability of low-cost data process-
ing through computer time-sharing, mini- and micro-
computers, digital business control systems, etc., has rapidly
expanded the use of electronics in new and different applica-
tions. Huge new markets for man/machine interfaces have
been created. As the price of the basic data-processing circuits
has decreased, price pressure is placed on such equipment as
CRT terminals, displays, and teleprinters which are no longer
as compact and inexpensive as the new data processors. At
the same time, CRT graphic display systems are rapidly
gaining popularity as a means of fast, versatile, and uncom-
plicated man/machine interaction.
Dot matrix is the most popular character format for computer-
terminal CRT display systems. The 5 X 7 dot matrix provides
acceptable character shapes for numbers, uppercase letters,
and most punctuation marks; however, it tends to cause eye
strain if the display changes rapidly. For a display of 60
frames/s, 24 lines/frame, 80 characters/line, and 5 X 7 dot-
matrix characters using a standard TV chassis, the dot rate
requirement is about 8.6 MHz. The 7 X 9 dot matrix displays
rather attractive chzacters and can handle lowercase letters,
but the video bandwidth requirement for displaying lines of
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80 characters is more than a standard TV chassis can handle.
Moreover, fairly complex digital and analog functions are
needed in addition to the character generator ROM.
Aside from the hardware complexities, the dot matrix is a
raster scan technique which, while being useful in displaytig
picture-type images, is very wasteful of time and memory
information, and provides poor resolution when used for vector
graphics and alphanumeric character displays. Since the
CRT display is essentially emulating the human hand in forming
characters, a natural approach to character synthesis would be
a cursive one.
Cursive characters can be closely approximated by a stroke
technique. Each character is formed by drawing straight line
segments from point to point. It is found that excellent
characters with better resolution than the 7 X 9 dot matrix
can be formed with 20 to 40 strokes, as illustrated in Fig. 1.
In order to generate stroke-type characters, analog voltage
functions must be generated for x- and y-axis deflection.
Two publications on cursive (stroke) character generation
have appeared earlier. Gilbert’s approach [1] uses bipolar tech-
nology, and uses 60 mi12 of silicon area to generate each stroke
with no intensity control, as compared with 13 mi12 /stroke
in our MOS design. Therefore, the MOS design can pack more
characters, and more strokes per character, into a chip. More-
over, the MOS technique is inherently less temperature sensi-
tive, and with the program mask dimensions definable to l-vm
increments (conservative), it achieves higher granularity in
stroke size. However, it requires two external differential
video amplifiers.
Harp’s approach [2] uses electromagnetic delay line coupled
to programmable strips on etched circuit boards. Due to the
natural speeds of electromagnetic transmission lines, the device
is not suitable for generating characters slower than 1 MSeach;
it is also bulky and complicated. The finite rise time of the
delay line makes it difficult to separate adjacent stroke signals,
and attenuation along the delay line is considerable. Both
effects tend to distort the character formation, and they must
be compensated for in the character programming.
This paper describes a novel circuit design that realizes a
sequential read-only analog memory using conventional
silicon-gate MOS technology [3] , [4] .
THE PROGRAMMABLE WAVEFORM GENERATOR
The new analog ROM circuit technique is illustrated with a
conceptual capacitive voltage-divider circuit shown in Fig. 2.
When a voltage step is applied to the input, the output voltage
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Fig. 1. Two examples of stroke-character formation.
Fig. 2. Capacitive voltage-divider circuit.
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Fig. 3. Circuit for generating aprogrammable staircase voltage function.
is a step with an amplitude
v~ =’ fic~/(c+ cl ), (1)
If CX>CI, the amplitude of the output voltage step is
approximately proportional to Cl, assuming VI is kept con-
stant. If connected to Cthere are several capacitors, C1, C2,
c~,”’”, with voltage-step inputs that are of equal amplitude
but uniformly spaced intime (see Fig. 3), the output voltage
will be a staircase with step sizes proportional to Cl, Cz,
c~, ””’.
If two of these capacitive networks Cjand?j are supplied
by the same input steps, the voltage difference between the
two outputs can be of either sign, depending on the relative
sizes of Cj and ~j (see Fig. 4). Connecting a differential
amplifier to two such networks yields an output voltage that
can be an arbitrary discrete time function which can have
both positive andnegative slopes. Ifthesizes of the capacitors
Ci and ~j are controllable, they can be programmed to produce
various voltage functions at the output.
Each Cjand~j pair corresponds toastep increment in the
staircase waveform output. When such staircase waveforms are
used as x- and y-axis deflection voltages, each capacitor pair
can be used t o generate either the Ax or Ay voltage for a stroke
v3-_i--
V2 ~
I I
I
I I
—
—-
“rm---
F-P----V”U’
CTc~
Fig. 4. Circuit for generating a progmrnmable discrete-time voltage
function.
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Fig.5. Silicon-gate MOStrmsistor.
in the synthesis of alphanumeric characters, while C and ~ can
do the summing.
All of what has been said would be equally true if resistors
had been used in place of capacitors, but in the implementa-
tion that follows, capacitors are the logical choice for the MOS
technology.
THE MOS CIRCUIT DESIGN
The waveform generation principle just illustrated can be
realized with the standard silicon-gate-enhancement MOS
transistor, as illustrated in Fig. 5. The gate-to-channel capaci-
tance of the MOS transistor is used for the capacitors Cl, Cz,
c~,””” – – –and Cl, C~, CB ,”””, while the capacitors C and ~
are off-chip capacitors. The x, y, and z voltages are due
to charges induced in the channels of the MOS transistors by
voltage steps at their gates. Fig, 6 shows a simplified schematic
of the MOS analog memory with its associated off-chip
circuitry.
The z signal (intensity control) is a binary signal that tells
the CRT beam to go either on or off. A capacitor between
the +Z line and a particular drive line produces a current pulse
during that stroke to turn on the CRT beam, whereas one on
the -z line turns the beam off. The +Z and -z lines are brought
outside the chip and fed into current amplifiers that bring the
pulses up to the proper logic levels. They then trigger an
R-S flip-flop, whose output is the intensity control signal.
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Fig. 6. Schematic for generating the x and z voltages.
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Fig. 7. Charge and dhcharge circuit for the drive lines.
The characters are encoded in one mask at the diffusion step.
For the x and y groups, the gate-to-channel area of the pro-
gram transistors is the variable parameter. In this design, the
width of the polysilicon drive lines is the channel length, and
is kept constant, while the channel width is varied by the
diffusion mask. For the z group, the choice is whether or not
a channel is placed under a particular gate drive line, and is
also controlled by the diffusion mask.
The software for programming new fonts has been developed;
the font is specified in an artwork language (PAL), and the
mask-generation routine encodes the information in the dif-
fusion mask. Stroke lengths are kept fairly uniform in the
character font design because display brightness depends on
deflection rate; for short strokes, a little bit of intensity
variation is not very noticeable in viewing, however. Also, to
form a sharp angle, the display is stopped at the corner for one
stroke time with the beam turned off.
Fig. 7 shows the schematic diagram of the voltage step drivers.
When the CHARGE/START line is at logic “1”, all the poly-
silicon drive lines are precharged in parallel until they are
at VDD- Vi, where V$ equals threshold voltage of the pull-up
transistor (with body effect). After the precharge cycle,
character generation can be initiated by setting the CHARGE/
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Fig. 8. Waveforms of drive lines.
START line to logic “O.“ Initially, all the drive lines except
the first one are left floating, but the tlrst drive line starts
discharging as soon as the CHARGEF+TART line is at logic “O .“
This, in turn, causes the second line to discharge, and so on.
The time interval between successive steps is the sum of the
propagation delay through the inverter and the inverting
driver driving the large capacitance of the drive line, plus
that due the distributed RC line effect [5]. It amounts to
about 100 ns at room temperature. Fig. 8 shows the computer-
simulated voltages on the drive lines plotted as a function
of time.
The CHARGE/START signal is also used to short the analog
outputs to ground during the precharge cycle. This ensures
that at the start of each character, the external summing
capacitors for the x and y channels are discharged to ground
potential.
The operation of each program capacitor is analogous to a
single cell of a CCD shift register, where the channel is the
potential well. During the precharge cycle, the source-drain
diffusions supply minority carriers to the potential well, and
they also collect the minority carriers when the potential well
is being emptied by the decreasing gate voltage. In order that
most of the carriers are collected by the source-drain diffusions
and not left behind to be recombined in the substrate, the
channel length must be short enough so that the carrier transit
time is less than the gate-voltage fall time [6], [7] . However,
if the fall time is too long, then successive steps overlap and
strokes blend together; this has the effect of low-pass filtering.
The first prototype of this chip was designed and fabricated
in 1973, and enhancement transistor was the only type of
device available in the MOS process at the time. Since en-
hancement capacitance disappears when the gate voltage
drops below VT, the effective step voltage is
V,tep = v~~- v; - VT. (2)
assuming that the analog output voltage is close to ground
potential.
Fig. 9 shows a block diagram of the character-generator chip.
It has been encoded with 32 chmacters, with a maximum of
48 strokes each. Each character is generated in about 5 I-M.
Additional groups of 32 characters can be added by merely
paralleling additional chips. The entire chip is controlled by
only one line other than the 7-bit ASCII code.
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Fig.9. Block diagram of thecharacter generator chip.
Fig. 11. Photomicrograph of thecharacter generator chip.
Fig. 10, CRTpicture ofcharacter set.
The capacitor array is partitioned in twohalves, and each
half contains the encoding for 16 characters, only one of
which can be selected at a given time. The remaining 15
groups have all their signals lines disconnected. When one
drive line is being discharged, thecapacitors which belong to
the 15 unselected characters couple that pulse to their signal
lines, and unless these unselected lines are tied to a freed
potential, that pulse will beindirectly coupled to the rest of
the drive lines. Since all the drive lines that have no been
Ldischarged yetareleft floating asdynamic nodes, theyc lose
their charge prematurely due to this back-coupling effect.
Therefore, all the unselected signal lines are tied to ground.
This problem would not have existed hadstatic circuitry been
used to generate the voltage steps; itwould require many more
parts in the driver circuit, however.
The off-chip amplifiers for the x and y channels require
about 4-MHz bandwidth, while standard TTL or CMOS can be
used for the intensity control logic.
RESULTS
Fig. 10 shows an unretouched CRT picture of a character
set that was encoded in the prototype chip. Note the legibility
and resolution of the characters. Italics can be produced by
mixing the x signal with some y signal.
To form a line of characters, the CRT beam can be made to
scan horizontally at the line rate while the character generator
circuitry superposes the x and y signals into the deflection
system. The constant horizontal deflection rate can be com-
pensated for by superposing a negative ramp into the x-axis
amplifier.
As pointed out earlier, the duration between successive steps
is due to the distributed RC delay of the drive line, plus the
propagation delay in the driver. Since the drivers are on both
sides of the capacitor array, and the voltage step propagates
from left to right on one drive line and from right to left on
the next, only the capacitors in the middle of the array get the
steps at regular intervals; the ones near the edge of the array
get them with pairs of steps merged together. This is not a
serious problem, because such a character appears like it has
half as many strokes as it really has, but the general shape is
unchanged. However, it would be advisable to reserve the
center of the array for characters that contain a lot of curva-
ture (e.g., @?,S, O, Q, etc), while the characters that are made
of straight lines can be at the edge of the array without any
noticeable problem.
Another solution is to abandon the polysilicon gate material
which has a sheet resistivity of about 100 Cl/U, and replace it
with molybdenum gate material, which has two orders of
magnitude lower sheet resistivity [8] , [9] . Yet another solu-
tion is to use a silicon-gate process with double-layer metal,
and transmit the voltage steps on metal lines.
Fig. 11 shows a photomicrograph of the prototype chip.
The chip measures 125 X 165 roil. The memory area for
encoding each character consists of a group of six output
lines (metal) that run over 48 drive lines (polysilicon) and as
many as 240 program transistors of various sizes. One such
character amounts to about 310 mi12. The layout of the
chip is arranged to suit the natural geometry of the character
groups; the memory area is organized in two halves, with the
output multiplexer located at the center.
It should be noted that this chip was designed for MOS
technology of the vintage of 1973, using 10-flm linewidths.
With the high-density technologies of today, the entire ASCII
character set can be implemented on one chip using this
circuit technique.
FACTORS THAT AFFECT OPERATION
With built-in edge-enhancement mechanisms, the human eye
is, in general, fairly tolerant to seeing absolute errors of about
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5 percent in displacement, but circles such as the letter “O”
must close on itself.
Since each stroke results in a Ax and Ay increment in the
CRT beam deflection, and only linear circuit elements are
involved, the error in each stroke contributes to the error in
the overall character display in an additive manner.
The accuracy of the gate-to-channel capacitance depends on
such factors as undercutting of the phot omask, variations in
oxide thickness, and fringing-field capacitance. Variations in
photoetching and oxide growth tend to have long-range
gradients and do not deviate appreciably over the size of the
chip. Experimentally, capacitors on the same chip can be
matched to 12 percent with excellent yield. Such errors can be
reduced by using a smaller capacitor array.
However, character size can vary by +20 percent from chip
to chip due to differences in polysilicon linewidth and oxide
thickness, which cause a ratiometric error in all the program
capacitors throughout the chip. This can be compensated for
by gain calibration on the x- and y-axis amplifiers.
Since the channel width is programmed for each stroke,
additive error in channel width due to error in photoetching
distorts the character shape. Such errors are cancelled out
because pairs of program capacitors, Cj and ~j, feed into a
differential amplifier and only their differences contribute to
the deflection voltage.
Random variations with short range gradients can cause
random errors in each Ax and Ay step. The rms error in ab -
solute displacement after summing n steps is equal to V times
the rms error in each step because random variations tend to
average out. Such errors can be reduced by using larger
program capacitors.
In computing the gate-to-channel capacitance, the parallel-
plate capacitance formula can be used if the gate-length and
width dimensions are large compared to the oxide thickness,
and the polysilicon thickness is small compared to it [1O] ;
the former condition is mostly true, but the latter is not.
Therefore, for the minimum-size capacitor, the parallel-
plate formula is in error by about 20 percent due to fringing-
field capacitance. The three-dimensional analysis of this
problem is difficult because its exact solutions do not exist.
However, by lumping it as an edge-related effect, fringing-
field capacitance can be treated as additive errors in channel
length and width, just like photoetching errors. Our prototype
results bear out this simplifying assumption of using the
parallel-plate formula.
The size of the voltage steps directly control stroke size and
character size. Equation (2) indicates that the supply voltage
(VDD) directly controls the step size; MOS threshold voltage
also affects it. Threshold voltage has a temperature coefficient
of about -3 mV/°C [11] , [12] . With a 5-V supply, the effec-
tive step size can vary by 10 percent over a 50CC increase in
temperature (increase in n-channel, decrease in p-channel).
The threshold dependence in (2) can be eliminated by using
depletion MOS devices.
The SiOz dielectric capacitor has a very low temperature
coefficient of about 20 parts per million per degree Celsius
(ppm/°C) [131.
The step generation is allowed to ripple asynchronously be-
cause the time that it takes to ripple through all the strokes, as
defined by circuit layout and device physics at room temper-
ature, just happens to coincide with the speed at which the
character generator is expected to operate. However, the
generation speed is dependent on temperature. The step
driver slows down with increasing temperature due to the
T-l’s dependence of the inversion-layer mobility of MOS
tra&istor [14] , where T is in degrees Kelvin. For annealed
polysilicon film with 100-!2/0 sheet resistivity, the temper-
ature coefficient of resistance is about +500 ppm/°C [15] .
Consequently, the speed decreases by about 15 percent over
a 50”C increase in temperature. If desired, a completion
signal can be brought out of the chip.
If it is important that the generation speed be accurate, the
step drivers can be designed to operate from an external
clocking signal. If the voltage steps are synchronized to a
clocking signal, then clocked sense amplifiers can be used to
sense the +Z and -z current pulses, and the intensity control
signal can be generated on the chip with very little additional
logic.
After the precharge cycle, rdl the drive lines in the capacitor
array are left floating as dynamic nodes while waiting to be
discharged. Typically, junction leakage current is the only
mechanism for the premature discharging of the dynamic
nodes. This is similar to the dynamic RAM retention problem,
except that the RAM cell is a binary element which has a much
bigger margin of error on its voltage level. However, the drive
lines contain much more capacitance on the polysilicon line
with respect to junction area of the source-drain diffusions
in the drivers, as compared with the dynamic RAM. Reverse-
bias leakage current is due to electron-hole pairs generated in
the semiconductor near the junction, and is strongly dependent
on temperature [16] . We estimate that at 7C1°Cit would take
about 1 ms before the voltage drop becomes serious.
In order to approximately linearize (l), each external sum-
ming capacitor should be about three orders of magnitude
larger than each program capacitor. This is a tradeoff between
accuracy and the output-signal size. With 50-pF external
capacitors and 5-V supply, the maximum voltage excursion
during a character is less than 50 mV towards forward biasing
any p-n junction on the chip. The analog output voltage also
introduces error on the effective voltage step given in (2)
when enhancement program capacitors are used.
OTHER APPLICATIONS
If this waveform-generation technique is used for other
purposes in which lower speeds are desired (e g., character
generation for electrostatic ink-jet printer), the step generator
can then be clocked to generate at any desired speed. With
appropriate on- chip programming and suitable control of the
clocking signal, single pulse or repetitive waveforms of various
durations or frequencies can be generated. Some obvious
applications for such a device include different types of
audio synthesis. The range of possibilities is only limited by
the imagination of the design engineer.
CONCLUSION
Stroke characters can appear to be more readable and more
attractive, and they are more suitable for graphic CRT terminals
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than dot-matrix characters. A system that uses stroke char-
acters can achieve higher writing rate while requiring less
video bandwidth than that which uses dot-matrix characters.
We have described a novel device that generates the x,y, and z
analog signals for stroke-character formation, and is ideally
suitable forintegration in MOSLSI. Because ofits simplicity,
low cost, and speed, this device is appropriate for application
in CRT display systems where the viewing of a large number of
characters is required.
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